<![CDATA[optimization algorithm Resources | ZDNet]]> en-us <![CDATA[Process Variation Aware Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization]]> Fri, 01 Feb 2008 00:00:00 -0800 AWRE AWRE